No items found matching the search criteria
The Packaging Cost and Price Model is designed to calculate the manufacturing cost and selling price of most semiconductor packages. The model forward forecasts out to 2025. 75mm to 300mm wafer sizes are supported. Packaging cost, packaging step costs and material usage are calculated.
The IC Cost and Price Model allows users to easily estimate the cost and price of most low power silicon-based ICs such as SOCs, microprocessors, ASICs, DRAM, NAND and more. The IC Model is very easy to use, the user only has to make eight selections or entry's and there is help for many of them. The model then presents a detailed analysis of cost and pricing and offers over seventy options for customization. Cost includes wafer fabrication, wafer test, packaging and final test.
The IC Knowledge - Strategic Cost Model takes the top three companies in each of four segments and provides a detailed look at all of their current and past processes on 300mm and forward forecasts out to the next decade. Specifically the model covers: DRAM - Samsung, Micron and SK Hynix, Foundry - TSMC, Global Foundries, Samsung, IDM Logic - Intel MPU and ST Micro, NAND - Samsung, Toshiba, and Intel-Micron and 2D and 3D NAND, 3D XPoint for Intel-Micron
3551 St-Charles Blvd. Suite 558 Kirkland, Quebec Canada H9H 3C4
Tel: +1 514 425 5596 Fax +1 514 425 4581
Electronics.ca provides focused market intelligence to its users by categorizing all contents based on main areas of interest which currently influence the electronics industry.
© 1997-2018 Electronics.ca Publications.
All material on this site is protected by international copyright laws and use of this site is subject to our Terms & Conditions.